منابع مشابه
Active Mode Power Management for Mobile Devices
As computer technology becomes more miniaturized and mobile, power management becomes an everincreasing concern to users wanting freedom from conventional power supplies, yet full access to data while roaming. Mobile connectivity is fully available, but at the precious price of increased energy consumption. This increased energy consumption reduces mobility, requiring frequent, undesired rechar...
متن کاملLow Dropout Based Noise Minimization of Active Mode Power Gated Circuit
Power gating technique reduces leakage power in the circuit. However, power gating leads to large voltage fluctuation on the power rail during power gating mode to active mode due to the package inductance in the Printed Circuit Board. This voltage fluctuation may cause unwanted transitions in neighboring circuits. In this work, a power gating architecture is developed for minimizing power in a...
متن کاملScalable System-level Active Low-Power Mode with Bounded Latency
Many system-level inactive low power modes exploit idle periods to obtain energy savings. With the emergence of multicore servers, idle periods are becoming increasingly rare. In order to save energy in multicore servers, low-utilization periods, which remains with increasing core count, must be exploited. Server-level heterogenous servers, such as KnightShift, have been shown to significantly ...
متن کاملModeling and Sizing of Power-Gating Single-Rail MOS Current Mode Logic
Almost all power-gating circuits used in MOS current-mode circuits were realized with dual-rail schemes. In this paper, a power-gating scheme for single-rail MOS current mode logic (SRMCML) is presented. The modeling of the sleep transistor in power-gating circuits is constructed and analyzed. The optimization methods for sizing sleep transistors of power-gating circuits are addressed in terms ...
متن کاملIntegration of Bus Specific Clock Gating and Power Gating
In integrated circuits a gargantuan portion of chip power is mostly consumed by clocking systems which comprises of flipflops, latches and clock distribution networks. The two most widely used techniques for the reduction of dynamic and leakage power are clock gating (CG) and power gating (PG). The two techniques CG and PG are coupled in such a way that the clock enable signal is generated by C...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2014
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2013.2280886